Skip to main content
☰
ISA_
DB
🔍
☀️
Home
/
ARM
/
and.w
and.w
Bitwise AND (Wide)
AND.W <Rd>, <Rn>, <Operand2>
Thumb-2 32-
bit
AND
.
Details
The Bitwise AND instruction thumb-2 32-bit AND.
Pseudocode Operation
// Thumb-2 32-
bit
AND
Example
AND.W r0, r1, r2
Encoding
Binary Layout
11101010000
S
Rn
0
imm3
Rd
imm8
Format
Thumb2 Data Proc
Opcode
0xEA000000
Extension
T32 (Thumb2)
Operands
Rd
Destination general-purpose register
Rn
First source / base general-purpose register
Operand2
Flexible second operand (register or shifted register)