adcx
Unsigned Integer Addition of Two Operands with Carry Flag
Adds with Carry Flag (distinct from ADC, affects CF only).
Pseudocode Operation
temp ← dest + src + CF;
CF ← (temp > 0xFFFFFFFF) ? 1 : 0;
dest ← temp & 0xFFFFFFFF;Example
Encoding
Operands
-
dest
32-bit general-purpose register (e.g. EAX) -
src
32-bit register or memory
Related
More in ADX
Reference
Instruction Forms
| Opcode | Instruction | Op/En | 64/32-bit Mode | CPUID | Description |
|---|---|---|---|---|---|
| 66 0F 38 F6 /r | ADCX r32, r/m32 | RM | V/V | ADX RM ADX | Unsigned addition of r32 with CF, r/m32 to r32, writes CF. 66 REX.w 0F 38 F6 /r V/N.E. Unsigned addition of r64 with CF, r/m64 to r64, writes CF. ADCX r64, r/m64 |
Description
Performs an unsigned addition of the destination operand (first operand), the source operand (second operand) and the carry-flag (CF) and stores the result in the destination operand. The destination operand is a generalpurpose register, whereas the source operand can be a general-purpose register or memory location. The state of CF can represent a carry from a previous addition. The instruction sets the CF flag with the carry generated by the unsigned addition of the operands. The ADCX instruction is executed in the context of multi-precision addition, where we add a series of operands with a carry-chain. At the beginning of a chain of additions, we need to make sure the CF is in a desired initial state. Often, this initial state needs to be 0, which can be achieved with an instruction to zero the CF (e.g., XOR). This instruction is supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64bit mode. In 64-bit mode, the default operation size is 32 bits. Using a REX Prefix in the form of REX.R permits access to additional registers (R8-15). Using REX Prefix in the form of REX.W promotes operation to 64 bits. ADCX executes normally either inside or outside a transaction region. Note: ADCX defines the OF flag differently than the ADD/ADC instructions as defined in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A.
Operation
IF OperandSize is 64-bit THEN CF:DEST[63:0] := DEST[63:0] + SRC[63:0] + CF; ELSE CF:DEST[31:0] := DEST[31:0] + SRC[31:0] + CF; FI;
Intel C/C++ Compiler Intrinsic Equivalent
unsigned char _addcarryx_u32 (unsigned char c_in, unsigned int src1, unsigned int src2, unsigned int *sum_out); unsigned char _addcarryx_u64 (unsigned char c_in, unsigned __int64 src1, unsigned __int64 src2, unsigned __int64 *sum_out);