v_lshl_b64 GPU Native ISA AMD Vector

Vector Arithmetic

v_lshl_b64

AMDGPU VOP3 vector instruction operating on b64 data. (Format and name extracted from LLVM's AMDGPU backend source - semantics not yet curated.)

Encoding

Verified bit-level encoding data is not yet available for this instruction. The instruction-format classification below (VOP3) is well-documented and stable; exact per-target opcode/field bit positions have not yet been imported from a verified source.
Format VOP3

Operands

  • 1: VGPR range
    Consecutive vector registers holding a wider value. Written v[5:6] in the assembler example.
  • 2: immediate
    Literal value encoded in the instruction. Written 0 in the assembler example.
  • 3: VGPR
    Vector general-purpose register, one value per lane. Written v2 in the assembler example.

Register classes read from the LLVM assembler example on this page. No source this site uses names these operands, so no names are given.

GFX Target Compatibility

Per-target GFX compatibility has not yet been verified for this instruction.

Related

More in Vector Arithmetic

Reference

AMDGPU / GFX ISA

Example

v_lshl_b64 v[5:6], 0, v2

A real instruction accepted by the LLVM assembler, taken verbatim from LLVM's own AMDGPU MC test suite (gfx7_asm_vop3_e64.s). Not from an AMD document, and not authored here.

Sources