flat_store_byte_d16_hi GPU Native ISA AMD Vector
FLAT STORE BYTE D16 HI Flat Memory
flat_store_byte_d16_hi
Store 8 bits of data from the high 16 bits of a 32-bit vector register into the flat aperture.
Encoding
Verified bit-level encoding data is not yet available for this instruction.
The instruction-format classification below (FLAT)
is well-documented and stable; exact per-target opcode/field bit positions have not
yet been imported from a verified source.
Operands
Operand details have not yet been curated for this instruction.
GFX Target Compatibility
| Target | Support |
|---|---|
| gfx1100 | ✅ Supported |
Related
More in Flat Memory
Reference
AMDGPU / GFX ISA
Semantics
addr = CalcFlatAddr(ADDR.b32, OFFSET.b32);
MEM[addr].b8 = VDATA[23 : 16]
Sources
- User Guide for AMDGPU Backend ↗ - LLVM Project
-
"AMD Instinct MI300" Instruction Set Architecture: Reference Guide ↗
- Advanced Micro Devices, Inc.
Reference Guide, page 484.